SDI II Intel® FPGA IP User Guide

ID 683133
Date 12/09/2022
Public
Document Table of Contents

6.5. Transmitter Streaming Video and Control Signals

Table 26.  Transmitter Streaming Video Signals
Signal Width Clock Domain Direction Description
tx_axi4s_vid_in_tdata P tx_axi4s_clk Input AXI4-S data in.
tx_axi4s_vid_in_tvalid 1 tx_axi4s_clk Input AXI4-S data valid.
tx_axi4s_vid_in_tready 1 tx_axi4s_clk Output AXI4-S data ready.
tx_axi4s_vid_in_tlast 1 tx_axi4s_clk Input AXI4-S end of packet.
tx_axi4s_vid_in_tuser Q tx_axi4s_clk Input

AXI4-S tuser.

tuser[0] indicates start of video frame when asserted.

tuser[1] indicates the start of a non-video packet or metapacket when asserted.
Note:
  • P = max (16, floor[((bits per color sample x number of color planes) + 7) / 8] x pixels in parallel x 8) where bits per color sample = 10 or 12, number of color planes = 3 and pixels in parallel = 2.
  • Q = ceil (tdata width / 8)

Table 27.  Transmitter Control Signals
Signal Width Clock Domain Direction Description
tx_av_mm_control_address 9 mgmt_clk Input Avalon memory-mapped control address.
tx_av_mm_control_write 1 mgmt_clk Input Avalon memory-mapped control write.
tx_av_mm_control_byteenable 4 mgmt_clk Input Avalon memory-mapped byte enable.
tx_av_mm_control_writedata 32 mgmt_clk Input Avalon memory-mapped write data.
tx_av_mm_control_read 1 mgmt_clk Input Avalon memory-mapped read.
tx_av_mm_control_readdata 32 mgmt_clk Output Avalon memory-mapped read data.
tx_av_mm_control_readdatavalid 1 mgmt_clk Output Avalon memory-mapped read data valid.
tx_av_mm_control_waitrequest 1 mgmt_clk Output Avalon memory-mapped wait request.

Did you find the information on this page useful?

Characters remaining:

Feedback Message