F-Tile Serial Lite IV Intel® FPGA IP User Guide

ID 683074
Date 11/16/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.4. Reset and Link Initialization

The MAC, F-tile Hard IP, and reconfiguration blocks have different reset signals:
  • TX and RX MAC blocks use tx_core_rst_n and rx_core_rst_n reset signals.
  • tx_pcs_fec_phy_reset_n and rx_pcs_fec_phy_reset_n reset signals drive the soft reset controller to reset the F-tile Hard IP.
  • Reconfiguration block uses the reconfig_reset reset signal.
Figure 25. Reset Architecture