Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683026
Date 1/08/2024
Public
Document Table of Contents

2.3. Functional Description

Figure 7. Block Diagram—10GBASE-R Ethernet Design Example