Low Latency Ethernet 10G MAC Stratix® 10 FPGA IP Design Example User Guide

ID 683026
Date 1/23/2025
Public

Visible to Intel only — GUID: nfa1441530894864

Ixiasoft

Document Table of Contents

2.3. Functional Description

Figure 7. Block Diagram—10GBASE-R Ethernet Design Example