F-Tile Ethernet Intel® FPGA Hard IP User Guide

ID 683023
Date 10/02/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.3. Clock Connections in MAC Asynchronous FIFO Operation

When you enable Enable asynchronous adapter clocks, i_clk_tx and i_clk_rx input clock signals can be asynchronous from each other and from o_clk_pll clock provided that the clocks are fast enough to ensure the IP core channel processes all data.
Figure 23. Clock Connections in MAC Asynchronous Client FIFO Operation
The table below summarizes minimum frequencies required for i_clk_tx and i_clk_rx during the Asynchronous mode.
Table 28.  Minimum Supported Clock Rates for MAC Client Asynchronous FIFO Operation
Ethernet Data Rate Clock Rate
Min i_clk_tx Min i_clk_rx
10G 156.25 MHz

o_clk_rec_div or

156.25 MHz + 100 PPM

25G/50G 390.625 MHz

o_clk_rec_div or

390.625 MHz + 100 PPM

40G 312.5 MHz 312.5 MHz + 100 PPM
100G with enabled Preamble Passthrough 380 MHz 380 MHz
100G with disabled Preamble Passthrough 340 MHz 340 MHz