Find Content

Intel® Xeon® Processor, Intel E7500 Chipset Compatible Platform

Addendum document provides uniprocessor design guidelines, angled Double Data Rate guidelines, and single channel DDR guidelines for the Intel® Xeon® processor and Intel® E7500 Chipset compatible platform.

Preview | Download

Intel® 82870P2 PCI/PCI-X 64-bit Hub 2 (P64H2) Datasheet

The Intel® 82870P2 PCI/PCI-X 64 Hub 2 (P64H2) is a peripheral chip that bridges PCI functions between hub interface and the PCI Bus. Each interface contains an I/O APIC with 24 interrupts and a hot plug controller supporting each PCI bus segment.

Preview | Download

Intel® 82870P2 PCI/PCI-X 64-bit Hub 2: Spec Update

This document is a compilation of device and document errata and specification clarifications and changes, and is intended for hardware system manufacturers and for software developers of applications, operating system, and tools.

Preview | Download

Intel® E7500 Chipset Memory Controller Hub Datasheet

This document describes the MCH signals, registers, DC electrical characteristics, ballout, package dimensions, and component testability. The major functional blocks of the MCH are described.

Preview | Download

Intel® E7500 Chipset MCH Intel® x4 SDDC: Application Note

Covers the implementation and validation of the Intel® E7500 Chipset MCHs support of Intel® x4 Single Device Data Correction, which provides Single x4 Error Correction-Double x4 Error Detection.

Preview | Download

App Note: Intel® E7500 MCH A2 x4/x8 DDR Memory Limitations

This application note discusses mixing x4 DIMMs with x8DIMMs on a platform that contains the A2 stepping of the Intel® E7500 MCH.

Preview | Download

Intel® 82801CA I/O Controller Hub 3-S: Datasheet

This datasheet is intended for Original Equipment Manufacturers and BIOS vendors that create ICH3-Server based products. This datasheet assumes a working knowledge of the vocabulary and principles of USB, IDE, AC ’97, SMBus, PCI, ACPI, and LPC.

Preview | Download

Intel E7500 Chipset Memory Controller Hub Specification Update

Specification updates for the Intel® E7500 Chipset Memory Controller Hub (MCH), including device and documentation errata, specification clarification, and changes.

Preview | Download

Intel® E7500 Chipset

The Intel® E7500 Chipset supports dual-processor server systems optimized for the Intel® Xeon® processors.

Intel® Xeon® Processor with 512-KB L2 Cache, Intel® E7500 Chipset

Discusses layout and routing guidelines, power delivery, hub interface, and EMI and mechanical design considerations for the Intel® Xeon® processor with 512-KB L2 Cache and Intel® E7500 chipset platform.

Preview | Download