Dashboard

Find Content

Refine Results
Related Content

Selected Tags

  • 35 Results
  • Items Per Page

Intel® Xeon® Processor C5500/C3500, 3420 Chipset: Block Diagram

Intel® Xeon® processor C5500 and C3500 series interactive block diagram provides a description of the functions, capabilities, and connectivity.

Embedded Intel® Xeon® Processor C5500/C3500, Intel® 3420 Chipset

The embedded Intel® Xeon® C5500 processor family with Intel® 3420 Chipset offers superior performance and PCI Express* non-transparent bridge.

Intel® Q57 Express Chipset

Intel® Q57 Express Chipset continues to push innovation: designed to deliver quality, performance, and industry-leading I/O technologies.

Firmware Tools for Dual Processor Support of Intel® Platform

Software: Package has the BIOS for Intel® Xeon™ processor platform, system tools, and instructions for building an image with dual processor support.

Intel® Xeon® Processor C5500/C3500 Series: Design Spec, Vol. 1

Spec: Explains electrical, signaling, pinout, and interface functional specs for the Intel® Xeon® processor C5500/C3500 series. (v.002, Jan 2010)

Intel® Xeon® Processor C5500/C3500 Series: Design Spec, Vol. 2

External Design Spec: Explains the register and process configurations for the Intel® Xeon® Processor C5500/C3500 Series.(v.002, Jan 2010)

Intel® Xeon® Processor C5500/C3500 Series: Thermal Design Guide

Thermal Design Guide: Provides thermal and mechanical design guidelines for the Intel® Xeon® Processor C5500/C3500 series. (v2.1, Aug. 2010)

Intel® Xeon® Processor C5500/C3500 Series: Overview

Overview: Provides micro-architecture, processor, and technology overviews for the Intel® Xeon® Processor C5500/C3500 Series. (v.3.6, Jan. 2010)

Intel® Xeon® Processor C5500/C3500 Series: Platform Design Guide

Design Guide: Provides motherboard and system design recommendations for the Intel® Xeon® Processor C5500/C3500 series. (Dec. 2009)

Tuning for Intel® Xeon® Processor C5500/C3500 Series

White Paper: Make performance-aware decisions like CPU population, memory configuration, and I/O device placement to increase performance. (May 2010)