Take a 2-minute tour to see where the latest connectivity standards show up!
DisplayPort Intel® FPGA IP Core
What's New - DisplayPort IP v1.4
- Support for HBR3 and a total 32.4 Gbps bandwidth – 8.1 Gbps per lane
- Future Display Stream Compression (DSC) to make 8k60 possible
- Plug and play with other Intel video intellectual property (IP) cores
Start Developing with the DisplayPort Intel FPGA IP Core Now!
DisplayPort is a high-speed serial interface standard for video and audio supported by industry leaders in broadcast, consumer, medical, industrial, and military applications. It is primarily used to connect video sources to display devices like computer monitors.
The DisplayPort Intel® FPGA IP core has the following advantages:
- Higher bandwidth with DisplayPort v1.4
- Royalty-free standard
- Data transmission on all four lanes
- Latching cable to physically secure connection
- Multi-Stream Transport to run multiple monitors from a single cable
The VESA-certified DisplayPort Intel FPGA IP core implements a receiver and transmitter per lane with 1, 2, or 4 differential data lanes at 1.62, 2.7, 5.4, or 8.1 Gbps. HDCP-encrypted transmission can also be integrated into our IP through the newly released Intel® FPGA HDCP core. DSC can also be integrated into our IP through one of Intel's partners. For more information, contact Bitec.

DisplayPort IP Core Connection Diagram
IP Core Feature |
Description |
---|---|
Scalable main data link |
|
Color support |
|
Transceiver data interface |
40 bit (quad symbol) or 20 bit (dual symbol) |
Pixels per clock |
1, 2 or 4 pixels per clock |
Audio |
2 or 8 channels of embedded audio |
Multistream transfer |
1 to 4 source and sink video streams |
FPGA |
20 bit mode Maximum Link Rate |
40 bit mode Maximum Link Rate |
Version |
---|---|---|---|
Intel® Stratix® 10 | 5.4 Gbps Max. | 8.1 Gbps Max. |
v1.2a/v1.4 |
Intel® Cyclone® 10 | 5.4 Gbps Max. | 8.1 Gbps Max. |
v1.2a/v1.4 |
Intel® Arria® 10 |
5.4 Gbps Max. | 8.1 Gbps Max. |
v1.2a/v1.4 |
Cyclone® V |
2.7 Gbps |
2.7 Gbps |
v1.1 |
Arria® V GX |
2.7 Gbps |
5.4 Gbps |
v1.2a |
Arria V GZ |
5.4 Gbps |
5.4 Gbps |
v1.2a |
Stratix® V |
5.4 Gbps |
5.4 Gbps |
v1.2a |
Basics |
|
---|---|
Year IP was first released |
2012 |
Latest version of Intel® Quartus® Prime software supported |
20.2 |
Status |
Production |
Deliverables |
|
Customer deliverables include the following:
|
|
Any additional customer deliverables provided with IP |
None |
Parameterization GUI allowing end user to configure IP |
Yes |
IP core is enabled for the Intel FPGA IP Evaluation Mode Support |
Yes |
Source language |
Both Verilog and VHDL |
Testbench language |
Both Verilog and VHDL |
Software drivers provided |
No |
Driver operating system (OS) support |
N/A |
Implementation |
|
User interface |
Other (Video Data) |
IP-XACT metadata |
No |
Verification |
|
Simulators supported |
ModelSim, VCS, Riviera-PRO, NCSim |
Hardware validated |
Intel® Stratix® 10, Intel® Cyclone® 10, Intel® Arria® 10, Stratix® V, Cyclone® V, Arria® V GX, and Arria® V GZ |
Industry standard compliance testing performed |
Yes |
If Yes, which test(s)? |
VESA DisplayPort Link Layer CTS |
If Yes, on which Intel FPGA device(s)? |
Intel Arria 10 and Arria V |
If No, is it planned? |
N/A |
Interoperability |
|
IP has undergone interoperability testing |
Yes |
If yes, on which Intel FPGA device(s) |
Intel Stratix 10, Cyclone 10, Intel Arria 10, Stratix V, Cyclone V, and Arria V |
Interoperability reports available |
Contact Sales |
Design Examples and Development Kits




Additional support for this IP core is available from Intel® Premier Support.
Related Links
Intel and Quartus are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.