Intel® Quartus® Prime Software Suite and FPGA Development Tools

Intel provides a complete suite of development tools for every stage of your design for Intel® FPGAs, CPLDs, and SoC FPGAs. Whether you are creating a complex FPGA design as a hardware engineer, writing software for an embedded processor as a software developer, modeling a digital signal processing (DSP) algorithm, or focusing on system design, Intel has a tool that can help.

Intel® Quartus® Prime Software Suite and FPGA Development Tools

FPGA Design Tools

Intel® Quartus® Prime Design Software

Questa*-Intel® FPGA Edition Software

Intel® Advanced Link Analyzer

Intel® Quartus® Prime Design Software For all FPGA users. Comprehensive development platform with easy to use technology and strong partnerships with industry leaders.

Questa-Intel® FPGA Edition Software For simulating FPGA designs using Intel-specific simulation libraries. The Questa-Intel® FPGA Edition software includes all the features of Siemens EDA Questa* Core, including behavioral simulation, HDL test benches, and Tcl scripting.

Intel® Advanced Link Analyzer For analyzing jitter/noise and quickly and easily evaluating high-speed serial link performance. It is an ideal pre-design tool supporting Intel® FPGA IBIS-AMI standard and enhanced models to help you understand how Intel® FPGA solutions can fit your system requirements.

Embedded Design Tools

Intel® SoC FPGA Embedded Development Suite

Nios® II Embedded Design Suite (EDS)

Ashling RiscFree IDE for Intel® FPGAs

Intel® SoC FPGA Embedded Development Suite For software developers and all embedded applications. Comprehensive tool suite for embedded software development on Intel® SoC FPGAs.

Nios® II Embedded Design Suite (EDS) For software developers and all embedded applications. Comprehensive development package for Nios® II software design.

Ashling RiscFree IDE for Intel® FPGAs For software developers and all embedded applications. Integrated development environment for creating embedded applications on the RISC-V based Nios® V soft processors and the Arm* based hard processor system.

High Level Design Tools

Intel® FPGA AI Suite

Intel® HLS Compiler

DSP Builder for Intel® FPGAs

Intel® FPGA Add-on for oneAPI Base Toolkit

Intel® FPGA SDK for OpenCL™

Intel® FPGA AI Suite For AI data scientists, engineers, and hardware engineers. Create latency, throughput, and power optimized deep learning inference IP for FPGAs.

Intel® HLS Compiler For hardware developers, algorithm designers, and IP library designers. Accelerates hardware development through faster verification using C++ that simulates faster than RTL.

DSP Builder for Intel® FPGAs For hardware developers and algorithm developers. Supports a model-based design flow from algorithms to hardware in a common environment.

Intel® FPGA Add-on for oneAPI Base Toolkit For system and IP developers. Enables developers to target FPGAs for heterogeneous acceleration and simulate entire system flows by abstracting some parts of the hardware.

Intel® FPGA SDK for OpenCL™ For software developers. Enables software developers to target FPGAs for heterogenous acceleration by abstracting hardware development.

EDA Ecosystem

Our EDA ecosystem ensures that you have a complete design solution in designing, verifying, and integrating Intel® FPGAs into your systems.

Additional Resources

Learn more about how to purchase Intel® FPGA development tools and software.

Download

Get the complete suite of Intel® FPGA design tools.

Licensing

Find out how to get a license file, set up a license, solve license problems, or change license information.

Buy

Find local distributors that can help you in purchasing Intel® FPGA Software.

Training

This page lists all the online and instructor-led courses currently available.

Compare Products

<script>var isTargetEnabled =false;</script>

<script type="text/javascript">
    var cq_tms = {
        wa_emtcontenttype: "emtcontenttype:salesandmarketingmaterials/productcatalog",
        wa_emttechnology: "emttechnology:inteltechnologies/intelfpgatechnologies",
        wa_emtsubject: "emtsubject:itinformationtechnology/enterprisecomputing/programmablelogic",
        
        wa_industry_type: "",
        wa_partner_prog: "",
        wa_subject: "",
        wa_biz_size: "",
        wa_emt_org: "",
        wa_emt_intel: "",
        wa_partner_type: "",
        wa_programidentifier: "upe",
        wa_location: "us",
        wa_language: "en",
        wa_english_title: "Intel® FPGA Development Tools Overview",
        wa_content_type: "productcatalog",
        wa_intel_platform: "",
        wa_applications: "",
        wa_local: "en_US",
        wa_intel_technology: "",
        wa_system_type: "",
        wa_product_name: "",
        wa_audience: "emtaudience:business/btssbusinesstechnologysolutionspecialist/developer/fpgaengineer",
        wa_life_cycle: "",
        wa_cq_url: "/content/www/us/en/products/details/fpga/development-tools.html",
        wa_page_type_micro: "upel1products",
        wa_env: "prd",
        wa_cq_pub_env: "publish",
        wa_transl_status: "",
        wa_product_id: "",
        wa_software: "",
        wa_reference_design: "",
        wa_codename: "",
        wa_created_date: "1655311711974",
        wa_modified_date: "1677191550020",
        wa_off_time: "1759880400000",
        wa_ownedby: "emtorganizationalstructure:datacenterandai/psgprogrammablesolutionsgroup",
        wa_managedby: "",
        wa_idz_nid : "",
        wa_event_type: "",
        wa_idz_custom_tags: "",
        wa_programming_language: "",
        wa_skill_level: "",
        wa_solution: "",
        wa_product_formFactor: "",
        wa_operating_system: "",
        wa_marketing_products: "",
        wa_ssg_third_party_prod_sys_sol: "",
        wa_upeNamespace: "",
        wa_doc_id:"",
        wa_doc_version:"",
        wa_doc_publishdate:"",
        
        wa_secondary_content_type: ""
        
        
        
    };

cq_tms.wa_tms_sync_load = "deferred";
    
    
</script>

<script src="/etc.clientlibs/settings/wcm/designs/ver/230308/intel/clientlibs/virtual-assistant.min.js"></script>
<script type="text/javascript">
    var chatContextObj = {};
    chatContextObj["locale"] = 'en-US';
    chatContextObj["app"] = 'PSG';
    chatContextObj["supportProductMap"] = 'NA';
</script>

<script type="text/javascript" src="/content/dam/www/global/wap/tms.sync.js" async></script>

<link rel="stylesheet" href="/etc.clientlibs/settings/wcm/designs/ver/230308/intel/clientlibs/pages/commons-page.min.css" type="text/css"><script src="/etc.clientlibs/settings/wcm/designs/ver/230308/intel/clientlibs/pages/commons-page.min.js" defer></script>

<script>!function(){var e=setInterval(function(){"undefined"!=typeof $CQ&&($CQ(function(){CQ_Analytics.SegmentMgr.loadSegments("/etc/segmentation"),CQ_Analytics.ClientContextUtils.init("/etc/clientcontext/intel",window.location.pathname.substr(0,window.location.pathname.indexOf(".")))}),clearInterval(e))},100)}();</script>

<link rel="preload" as="style" href="/etc.clientlibs/settings/wcm/designs/intel/us/en/css/resources/css/intel.rwd.override.css"/>
<link rel="stylesheet" type="text/css" href="/etc.clientlibs/settings/wcm/designs/intel/us/en/css/resources/css/intel.rwd.override.css"/>