General-Purpose I/O User Guide: Agilex™ 3 FPGAs and SoCs

ID 847266
Date 8/04/2025
Public
Document Table of Contents

3.4. HVIO Design Guidelines

Different functions of the HVIO pins have different guidelines, placement restrictions, connection requirements, and clocking requirements.