Hard Processor System Component Reference Manual: Agilex™ 5 SoCs
ID
813752
Date
4/10/2025
Public
A newer version of this document is available. Customers should click here to go to the newest version.
1. Introduction to the Agilex™ 5 Hard Processor System Component
2. Configuring the Agilex™ 5 Hard Processor System Component
3. Simulating the Agilex™ 5 HPS Component
4. Simulating the Agilex™ 5 HPS bridges (H2F, LWH2F, and F2SDRAM)
5. Design Guidelines
6. Document Revision History for the Hard Processor System Component Reference Manual Agilex™ 5 SoCs
2.1. Parameterizing the HPS Component
2.2. HPS-FPGA Interfaces
2.3. SDRAM
2.4. HPS Clocks, Reset, Power
2.5. I/O Delays
2.6. Pin Mux and Peripherals
2.7. Generating and Compiling the HPS Component
2.8. Using the Address Span Extender Component
2.9. Configuring the Agilex™ 5 Hard Processor System Component Revision History
2.2.1.1. Enable MPU Standby and Event Signals
2.2.1.2. Enable General Purpose Signals
2.2.1.3. Enable Debug APB* Interface
2.2.1.4. Enable System Trace Macrocell (STM) Hardware Events
2.2.1.5. Enable SWJ-DP JTAG Interface
2.2.1.6. Enable FPGA Cross Trigger Interface
2.2.1.7. Enable AMBA* Trace Bus (ATB)
2.3.1. Configurations for HPS IP
2.3.2. Configurations for HPS EMIF IP
2.3.3. Graphical Connections of HPS to HPS-EMIF
2.3.4. Configuration when using ECC
2.3.5. Configuration of HPS EMIF Calibration Settings
2.3.6. Supported Memory Protocols Among Device Families
2.3.7. IO96 Bank and Lane Usage for HPS EMIF
2.3.8. Quartus Report of I/O Bank Usage
2.3.9. Debugging with the External Memory Interface Debug Toolkit
4.1. Setting up the HPS Component for Simulation
Follow these steps to set up the HPS component for simulation.
- Add the HPS component from the Platform Designer Component Library. This example uses A5ED065AB23AE1V and 25 MHz OSC_CLK_1 pin.
- Configure the HPS component based on your application needs by selecting or deselecting the HPS/FPGA interfaces.
- Connect the appropriate HPS interfaces to other components in the system. For example, connect:
- the hps2fpga AXI* 4 manager interface to an On-chip Memory II (RAM or ROM) IP component
- the lwhps2fpga AXI* 4 manager interface to an On-chip Memory II (RAM or ROM) IP component,
- the f2sdram AXI* 4 subordinate interface to an Altera AXI* 4 Manager BFM component.
- For this example, name the project simple. The Platform Designer connections are shown below.
Figure 48. Platform Designer Connections
- This example uses the LWH2F bridge with 32-bit width, the H2F bridge with 128-bit width, and the F2SDRAM bridge with 256-bit width. The fpga2hps bridge is not used. The parameters are shown below.
Figure 49. HPS FPGA Bridges Parameters
- This example uses two On-chip Memory II (Ram or ROM) Intel® FPGA IP components, one for the lwhps2fpga interface and one for the hps2fpga interface.
- The one connected to the lwhps2fpga has an Interface type of AXI* -4, a data width of 32-bits, and Transaction ID width of 4.
- The one connected to the hps2fpga has an Interface type of AXI* -4, a data width of 128-bits, and Transaction ID width of 4. Refer to the parameter GUI of the On-chip Memory II (Ram or ROM) Intel® FPGA IP component connected to the hps2fpga interface below.
Figure 50. On-chip Memory II Intel® FPGA IP Parameter GUI
- This example is using an Altera AXI* 4 Manager BFM component connected to the f2sdram subordinate interface. It has an Address Bus Width of 32, a Data Bus Width of 256-bits, and an ID Bus Width of 5 as shown below.
Figure 51. Altera AXI* 4 Manager BFM Component