Hard Processor System Component Reference Manual: Agilex™ 5 SoCs

ID 813752
Date 4/10/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1. Setting up the HPS Component for Simulation

Follow these steps to set up the HPS component for simulation.
  1. Add the HPS component from the Platform Designer Component Library. This example uses A5ED065AB23AE1V and 25 MHz OSC_CLK_1 pin.
  2. Configure the HPS component based on your application needs by selecting or deselecting the HPS/FPGA interfaces.
  3. Connect the appropriate HPS interfaces to other components in the system. For example, connect:
    1. the hps2fpga AXI* 4 manager interface to an On-chip Memory II (RAM or ROM) IP component
    2. the lwhps2fpga AXI* 4 manager interface to an On-chip Memory II (RAM or ROM) IP component,
    3. the f2sdram AXI* 4 subordinate interface to an Altera AXI* 4 Manager BFM component.
  4. For this example, name the project simple. The Platform Designer connections are shown below.
    Figure 48. Platform Designer Connections
  5. This example uses the LWH2F bridge with 32-bit width, the H2F bridge with 128-bit width, and the F2SDRAM bridge with 256-bit width. The fpga2hps bridge is not used. The parameters are shown below.
    Figure 49. HPS FPGA Bridges Parameters
  6. This example uses two On-chip Memory II (Ram or ROM) Intel® FPGA IP components, one for the lwhps2fpga interface and one for the hps2fpga interface.
    1. The one connected to the lwhps2fpga has an Interface type of AXI* -4, a data width of 32-bits, and Transaction ID width of 4.
    2. The one connected to the hps2fpga has an Interface type of AXI* -4, a data width of 128-bits, and Transaction ID width of 4. Refer to the parameter GUI of the On-chip Memory II (Ram or ROM) Intel® FPGA IP component connected to the hps2fpga interface below.
      Figure 50. On-chip Memory II Intel® FPGA IP Parameter GUI
  7. This example is using an Altera AXI* 4 Manager BFM component connected to the f2sdram subordinate interface. It has an Address Bus Width of 32, a Data Bus Width of 256-bits, and an ID Bus Width of 5 as shown below.
    Figure 51.  Altera AXI* 4 Manager BFM Component