Intel Agilex® 7 Clocking and PLL User Guide: M-Series

ID 769001
Date 4/10/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Static Phase Error Calibration

In M-Series FPGAs, a static phase error calibration is initiated after power up calibration. This is done automatically to reduce the phase error between reference clock and feedback clocks.