Intel Agilex® 7 Clocking and PLL User Guide: M-Series

ID 769001
Date 4/10/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Root Clock Gate

There is one root clock gate per I/O bank and transceiver bank. This gate is a part of the periphery DCM.

The M-Series root clock gate is intended for limited clock gating scenarios where high insertion delay can be tolerated. When you use a root clock gate, set multicycle of several clock cycles between the generation of the clock gating signal in the core and the gated clock in the periphery to meet the timing requirement. For high frequency clocks that require single-cycle gating, use sector clock gates.