Triple-Speed Ethernet Intel Agilex® 7 FPGA IP Design Example User Guide

ID 741330
Date 4/17/2023

A newer version of this document is available. Customers should click here to go to the newest version.

2.3. Functional Description

Figure 6. Simulation Block Diagram—10/100/1000Mb Ethernet MAC with 1000BASE-X/SGMI PCS
Figure 7. Hardware Design Block Diagram—Multiport Triple-Speed Ethernet Intel FPGA IP Hardware Design Example