F-Tile Dynamic Reconfiguration Design Example User Guide

ID 710582
Date 10/06/2023
Public
Document Table of Contents
Give Feedback

1.2.2. Ethernet Multirate Design Example Parameters

Figure 4. Ethernet Multirate Example Design Tab
Table 3.  Ethernet Multirate Design Example Parameters
Parameters Value Description
Select Protocol/mode

Ethernet

Select the IP protocol for dynamic reconfiguration.
Select Base Variant

25G-1

25G-1 PTP

100G-4

100G-4 PTP

400G-8

400G-8 PTP

FHT 400G-4

Select the configuration of base variant for dynamic reconfiguration.
Example Design Files Simulation

Synthesis

Simulation option generates the testbench and compilation-only project. Synthesis option generates the hardware design example.
Generated File Format Verilog

VHDL

Select the HDL files format. If you select VHDL, you must simulate the testbench with a mixed-language simulator.
Target Development Kit None

Intel Agilex® 7 I-Series Transceiver-SoC Development Kit DK-SI-AGI027FA

Intel Agilex® 7 I-Series Transceiver-SoC Development Kit DK-SI-AGI027FB

Target development kit option specifies the target development kit used to generate the project.
Auto-Negotiation and Link Training Options
Enable auto-negotiation and link training

On

Off

Enables auto-negotiation and link training for the Ethernet port.

When the design example is generated using dynamic reconfiguration with ANLT IP enabled, the design example automatically instantiates the F-Tile Auto-Negotiation and Link Training FPGA IP.