F-Tile JESD204C Intel® FPGA IP User Guide

ID 691272
Date 4/11/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.7.1. RBD Tuning Mechanism

The following figures focus on the RBD tuning mechanism and how RBD count and RBD offset are used to tune the deterministic latency.

Figure 12. RBD Tuning
Figure 13. RBD Tuning (Power Cycle Variation)
Figure 14. RBD Tuning (Utilizing RBD Offset for Early Release)
Figure 15. RBD Tuning (LEMC Slip)
Figure 16. RBD Tuning (LEMC Slip, if RBD Tuning Using RBD Offset is Not Used)
Figure 17. RBD Tuning (RBD Offset Tuning Legal Range)
Figure 18. RBD Tuning (RBD Tuning when RBD Count Arrival Shifts Before and After LEMC in Multi-Reset)
Figure 19. RBD Tuning (RBD Offset Tuning - Legal Range)
Figure 20. RBD Tuning (RBD Offset Tuning using RBD Offset - Legal Range)

The following figure shows the RBD tuning in actual numerical representative used in the F-Tile JESD204C RX IP core.

Figure 21. RBD Tuning (RBD Offset using Numerical Representative for LEMC = 15 Down to 0)