Networking Interface for Open Programmable Acceleration Engine: Intel FPGA Programmable Acceleration Card D5005

ID 683830
Date 11/04/2019
Public

4. Native PHY IP Core Parameters

During the FIM instantiation, the following IP parameters were selected for generating the PHY IP core. These parameter settings are informatory, you can not control or configure them. For more information about these parameters, refer to the Intel® Stratix® 10 L- and H-Tile Transceiver PHY User Guide.
Figure 9. Category: General
Figure 10. Category: TX PMA
Figure 11. Category: RX PMA
Figure 12. Category: PCS-Direct
Figure 13. Category: PCS Core Interface
Figure 14. Category: Analog PMA Setting
Figure 15. Category: ATX PLL IP Setting
Figure 16. Category: fPLL IP Setting

Did you find the information on this page useful?

Characters remaining:

Feedback Message