Networking Interface for Open Programmable Acceleration Engine: Intel FPGA Programmable Acceleration Card D5005

Download
ID 683830
Date 11/04/2019
Public
Document Table of Contents
Document Table of Contents
1. About this Document 2. Overview 3. Partial Reconfiguration HSSI Interface 4. Native PHY IP Core Parameters 5. OPAE Support 6. Document Revision History for Networking Interface for OPAE
1. About this Document
1.1. Conventions 1.2. Acceleration Glossary
2. Overview
2.1. Logical View 2.2. Physical View 2.3. Clock Architecture
3. Partial Reconfiguration HSSI Interface
3.1. Clock Signals 3.2. Data Interface and Signals 3.3. Control and Status Signals 3.4. Connecting the PCS to the HSSI Interface
5. OPAE Support
5.1. Supported Settings 5.2. Unsupported Settings 5.3. Tuning Information
1. About this Document
2. Overview
3. Partial Reconfiguration HSSI Interface
4. Native PHY IP Core Parameters
5. OPAE Support
6. Document Revision History for Networking Interface for OPAE

5.1. Supported Settings

The OPAE driver is capable of changing the following transmitter settings per transceiver channel:
  • Pre-emphasis
  • TX Output Differential Swing (VOD)
  • TX Compensation
For more information, refer to the Transmitter PMA Logical Register Map.
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message