F-Tile Ethernet Intel® FPGA Hard IP Design Example User Guide

ID 683804
Date 10/11/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.1. Features

  • Supports multiple instantiations of the same F-Tile Ethernet Intel FPGA Hard IP. For more information, refer to the Available Number of Multiple IP Instances per Ethernet Mode table.
  • Each instance supports 10G, 25G, 40G, 50G, 100G, 200G, and 400G Ethernet rates
  • Each instance supports Avalon® streaming interface for 10G, 25G, 40G, 50G, and 100G Ethernet rates with synchronized or asynchronous adapter
  • Each instance supports MAC segmented interface
  • Instantiates F-Tile Reference and System PLL Clocks Intel® FPGA IP based on Ethernet configuration
When you enable the multi instance IP option, the design example generates multiple instances of the same IP. The table specifies the number of instantiated F-Tile Ethernet Intel FPGA Hard IPs per Ethernet mode.
Table 15.  Available Number of Multiple IP Instances per Ethernet Mode
Ethernet Mode Modulation PMA Type Number of Multiple IP Instances
10GE-1 NRZ FGT 16
25GE-1 NRZ FGT 16
25GE-1 NRZ FHT 4
40GE-4 NRZ FGT 4
50GE-2 NRZ FGT 8
50GE-2 NRZ FHT 2
50GE-1 PAM4 FGT 8
50GE-1 PAM4 FHT 4
100GE-4 NRZ FGT 4
100GE-4 NRZ FHT 1
100GE-2 NRZ FGT 4
100GE-2 NRZ FHT 2
100GE-1 PAM4 FHT 4
200GE-8 NRZ FGT 2
200GE-4 PAM4 FGT 2
200GE-4 PAM4 FHT 1
200GE-2 PAM4 FHT 2
400GE-8 PAM4 FGT 1
400GE-4 PAM4 FHT 1

Did you find the information on this page useful?

Characters remaining:

Feedback Message