6.2.1. Instantiating the PCIe Hard IP
Instantiate PCIe* Hard IP and generate the synthesis HDL files with CvP enabled. Follow the same steps from Generating the Synthesis HDL files for Intel FPGA P-Tile Avalon Streaming (Avalon-ST) for PCIe Express.
Did you find the information on this page useful?