JESD204B Intel FPGA IP Release Notes

ID 683737
Date 12/16/2019

1.9. JESD204B IP Core v16.0

Table 9.  v16.0 May 2016
Description Impact
Support automatic generation of basic SignalTap® II Logic Analyzer files. Simplifies generation of files for debugging.
Uncharacterized support for data rate of up to 15 Gbps.

Did you find the information on this page useful?

Characters remaining:

Feedback Message