JESD204B Intel FPGA IP Release Notes

Download
ID 683737
Date 12/16/2019
Public
Document Table of Contents
Document Table of Contents x
1. JESD204B Intel FPGA IP Release Notes
1. JESD204B Intel FPGA IP Release Notes x
1.1. JESD204B Intel FPGA IP v19.2.0 1.2. JESD204B Intel FPGA IP v19.2.0 1.3. JESD204B Intel FPGA IP v19.1 1.4. JESD204B Intel FPGA IP v18.1 1.5. JESD204B Intel FPGA IP v18.0 1.6. JESD204B IP Core v17.1 1.7. JESD204B IP Core v17.0 1.8. JESD204B IP Core v16.1 1.9. JESD204B IP Core v16.0 1.10. JESD204B IP Core v15.1 1.11. JESD204B IP Core v15.0 1.12. JESD204B IP Core v14.1 1.13. JESD204B Intel® FPGA IP User Guide Archives 1.14. JESD204B Intel® Stratix® 10 FPGA IP Design Example User Guide Archives
1. JESD204B Intel FPGA IP Release Notes

1.5. JESD204B Intel FPGA IP v18.0

Table 5.  v18.0 May 2018
Description Impact
Added support for Intel® Cyclone® 10 GX FPGA devices and new design example tab for Intel® Cyclone® 10 GX in the parameter editor. Intel® Cyclone® 10 GX devices are now supported in the 18.0 Intel® Quartus® Prime Pro Edition software.
Added back the Target Development Kit option for the Intel® Stratix® 10 design example. This parameter was not available in the JESD204B Intel FPGA IP version 17.1 Update 1.

The target development board for the design example is FPGA development board.

Intel® Stratix® 10 design example is only available in the Intel® Quartus® Prime Pro Edition software.
Added support for Cadence Xcelium* Parallel simulator. –
Related Information
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message