Nios® V Processor Reference Manual

ID 683632
Date 5/26/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3.9.1.1. Instruction Manager Port

Nios® V/g processor instruction bus is implemented as a 32-bit AMBA* 4 AXI manager port.

The instruction manager port:
  • Performs a single function: it fetches instructions to be executed by the processor.
  • Does not perform any write operations.
  • Can issue successive read requests before data return from prior requests.
  • Can prefetch sequential instructions.
  • Always retrieves 32-bit of data. Every instruction fetch returns a full instruction word, regardless of the width of the target memory. The widths of memory in the Nios® V/g processor system is not applicable to the programs. Instruction address is always aligned to a 32-bit word boundary.
Table 49.  Instruction Interface Signals
Interface Signal Role Direction
Write Address Channel awaddr Unused Output
awprot Unused Output
awsize Unused Output
awready Unused Input
awvalid Unused Output
awlen Unused Output
Write Data Channel wvalid Unused Output
wdata Unused Output
wstrb Unused Output
wlast Unused Output
wready Unused Input
Write Response Channel bvalid Unused Input
bresp Unused Input
bready Unused Output
Read Address Channel araddr Instruction Address (Program Counter) Output
arprot Unused- tied off to constant value Output
arvalid Instruction request valid Output
arsize Constant 2- 4 bytes Output
arready From subordinate/interconnect Input
awlen Read burst length
  • 0 for peripheral region access
  • 7 for cacheable region access
Output
Read Data Channel rdata Instruction Input
rvalid Instruction valid Input
rresp Instruction response: Non-zero value denotes instruction access fault exception Input
rready Constant 1 Output
rlast Last transfer in a read burst Input