Visible to Intel only — GUID: sss1409022234823
Ixiasoft
1.5.1. Install the Design Files
1.5.2. Analyze System Requirements
1.5.3. Start the Software and Open the Example Project
1.5.4. Create a New System
1.5.5. Define the System in
1.5.6. Integrate the System into the Project
1.5.7. Download the Hardware Design to the Target FPGA
1.5.8. Develop Software Using the SBT for Eclipse
1.5.9. Run the Program on Target Hardware
1.5.5.1. Specify Target FPGA and Clock Settings
1.5.5.2. Add the On-Chip Memory
1.5.5.3. Add the Processor Core
1.5.5.4. Add the JTAG UART
1.5.5.5. Add the Interval Timer
1.5.5.6. Add the System ID Peripheral
1.5.5.7. Add the PIO
1.5.5.8. Specify Base Addresses and Interrupt Request Priorities
1.5.5.9. Generate the System
Visible to Intel only — GUID: sss1409022234823
Ixiasoft
1. Nios II Gen2 Hardware Development Tutorial
This tutorial describes the system development flow for the Altera® Nios® II processor.
Using the Quartus® II software and the Nios II Embedded Design Suite (EDS), you can:
- build a Nios II hardware system design
- create a software program that runs on the Nios II system and interfaces with components on Altera development boards
Building embedded systems in FPGAs involves system requirements analysis, hardware design tasks, and software design tasks. This tutorial guides you through the basics of each topic, with special focus on the hardware design steps.