Intel® Quartus® Prime Pro Edition User Guide: Platform Designer

ID 683609
Date 12/20/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.6.4.4.2. Reset Assert Flow

The following flow sequence occurs for a Reset Assert Flow:

  • A reset is triggered either by the software, or when input resets to the Reset Sequencer are asserted.
  • The IRQ is asserted, if the IRQ is enabled.
  • Software reads the Status register to determine which reset was triggered.