CPRI Intel® FPGA IP User Guide

ID 683595
Date 10/07/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Single-Trip Latency Measurement and Calibration Interface Signals

Table 39.  Single-Trip Latency Measurement and Calibration Interface SignalsIf you turn on Enable single-trip delay calibration in the CPRI parameter editor, the single-trip latency measurement and calibration interface is available. This interface is designed to connect to the DPCU block that helps implement single-trip delay calibration.

All interface signals are clocked by the reconfig_clk clock.

Signal Name



cal_status[1:0] Input Status information from DPCU to CPRI IP core.
cal_ctrl[15:0] Output Control information from CPRI IP core to DPCU.