CPRI Intel® FPGA IP User Guide

ID 683595
Date 10/07/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.17. Extended Delay Measurement

The CPRI Intel® FPGA IP employs an additional mechanism to measure the delay through the IP core FIFOs to your desired precision. Separate dedicated clocks support this measurement for the RX and TX internal buffers in all variations and for the hard FIFOs present only in Intel® Stratix® 10 variations.