Multi Channel DMA Intel® FPGA IP for PCI Express* Design Example User Guide

ID 683517
Date 1/19/2024
Document Table of Contents

3.3.1. Testbench Overview

Figure 27. Testbench Platform Designer View
The design example, pcie_ed_inst, is generated with the link width you select in the IP Parameter Editor. The Intel FPGA BFM, DUT_pcie_tb, is a Root Port BFM.
Note: The H-Tile Root Port BFM only supports up to Gen3 x8 width and downtrains x16 Endpoint to Gen3 x8. If you want to simulate x16 link width with MCMDA H-Tile Endpoint, you can use a third-party Root Complex BFM.

The testbench uses a Root Port driver module to initiate the configuration and exercise the target memory and DMA channel in the Endpoint. This is the module that you can modify to vary the transactions sent to the example Endpoint design or your own design.

The driver module path and file is as follows:
  • MCDMA R-Tile testbench

    Path: pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip/intel_pcie_rtile_tbed_100/sim


  • MCDMA P-Tile testbench

    Path: pcie_ed_tb/ip/pcie_ed_tb/DUT_pcie_tb_ip/intel_pcie_ptile_tbed_100/sim


  • MCDMA F-Tile testbench

    Path: pcie_ed_tb/ip/pcie_ed_tb/dut_pcie_tb_ip/intel_pcie_ftile_tbed_100/sim


  • MCDMA H-Tile testbench

    Path: pcie_ed_tb/ip/pcie_ed_tb/DUT_pcie_tb_ip/altera_pcie_s10_tbed_191/sim