Multi Channel DMA Intel® FPGA IP for PCI Express Design Example User Guide

ID 683517
Date 4/17/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents GCSR Registers (Base address 64’h00000)

Table 19.  Revision Register (Offset 8’h00)
Bit[63:0] Name R/W Default Description
[63:0] revision R0 1

Read-only revision number.

Table 20.  Soft-reset Register (Offset 8’h08)
Bit[63:0] Name R/W Default Description
[63:1] rsvd


[0:0] Soft_reset R/W 0

Soft-reset register to reset the QCSR block, Software needs to write 1 to reset and then write 0 to un-reset.