AN 817: Static Update Partial Reconfiguration Tutorial: for Intel® Arria® 10 GX FPGA Development Board

ID 683428
Date 7/15/2019

1.5.4. Step 4: Add the Partial Reconfiguration Controller IP

The Partial Reconfiguration Controller IP enables reconfiguration over JTAG. The following steps describe adding the Partial Reconfiguration Controller IP core to your project.
Note: To skip these steps, copy the pr_ip.ip file from the pr folder into your project directory, and add the set_global_assignment -name IP_FILE pr_ip.ip assignment to the blinking_led.qsf file. To ensure appropriate constraining of the IP, place this assignment after the SDC_FILE assignments (jtag.sdc and blinking_led.sdc).
  1. In the IP Catalog (Tools > IP Catalog), type Partial Reconfiguration in the search field.
  2. Double-click Partial Reconfiguration Controller Intel® Arria® 10/Cyclone 10 FPGA IP.
  3. In the Create IP Variant dialog box, type pr_ip as the file name, and then click Create.
  4. Turn on Use as partial reconfiguration internal host, Enable JTAG debug mode, and Enable freeze interface. Turn off Enable Avalon-MM slave interface.
    Figure 6. Partial Reconfiguration Controller IP Core Parameters
  5. Click Generate HDL.
  6. In the Generation dialog box, accept the default settings and click Generate. The parameter editor generates the pr_ip.ip variation file and adds the file to the blinking_led project.