Low Latency 40G Ethernet Example Design User Guide

Download
ID 683413
Date 5/02/2016
Public
Document Table of Contents
Document Table of Contents x
1. Quick Start Guide 2. Example Design Description A. Document Revision History
1. Quick Start Guide x
1.1. Directory Structure 1.2. Design Components 1.3. Generating the Design 1.4. Simulating the Design 1.5. Compiling and Testing the Example Design in Hardware
2. Example Design Description x
2.1. Features 2.2. Hardware and Software Requirements 2.3. Functional Description 2.4. Design Variations 2.5. Interface Signals 2.6. Example Design Registers
2.4. Design Variations x
2.4.1. Standard IP Core Variation 2.4.2. 40GBASE-KR4 IP Core Variation
1. Quick Start Guide
2. Example Design Description
A. Document Revision History

2. Example Design Description

The example design demonstrate the functionalities of the Low Latency 40 G Ethernet IP core. You can generate the design from the Example Design tab of the LL 40 G Ethernet graphical user interface (GUI) in the IP parameter editor.

Section Content
Features
Hardware and Software Requirements
Functional Description
Design Variations
Interface Signals
Example Design Registers

Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message