F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* Design Example User Guide

ID 683372
Date 10/04/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3. Quick Start Guide

Using Intel® Quartus® Prime software, you can generate a Programmed I/O (PIO) design example or a Single Root Input/Output Virtualization (SR-IOV) design example for the Intel® FPGA F-Tile Avalon® -ST Hard IP for PCI Express* IP core. The generated design example reflects the parameters that you specify. The PIO example transfers data from a host processor to a target device. It is appropriate for low-bandwidth applications. This design example automatically creates the files necessary to simulate and compile in the Intel® Quartus® Prime software. You can download the compiled design to your FPGA Development Board. To download to custom hardware, update the Intel® Quartus® Prime Settings File (.qsf) with the correct pin assignments .

Figure 16. Development Steps for the Design Example