A newer version of this document is available. Customers should click here to go to the newest version.
1. About the Unified FFT Intel FPGA IPs
2. Getting Started with the Unified FFT Intel FPGA IP
3. Bit-reverse Intel® FPGA IP
4. FFT Intel FPGA IP
5. Parallel FFT Intel FPGA IP
6. Variable Size Bit-reverse Intel FPGA IP
7. Variable Size FFT Intel FPGA IP
8. Unified FFT Intel FPGA IPs User Guide Archive
9. Document Revision History for the Unified FFT Intel FPGA IPs User Guide
2.2. Generating a Unified FFT IP
To include the IP in a design, generate the IP in the Intel® Quartus® Prime software. Or optionally, you can generate a design example.
- Create a New Intel® Quartus® Prime project.
- Open IP Catalog.
- Select DSP > Transforms > Unified FFT and click Add
- Enter a name for your IP variant and click Create.
The name is for both the top-level RTL module and the corresponding .ip file.The parameter editor for this IP appears.
- Choose your parameters.
Figure 2. Parameter Editor
- Click Generate HDL.
Related Information