Resetting the Chip ID Intel® FPGA IP Core
To reset the IP core, you must assert the reset signal for at least ten clock cycles. After you deassert the reset signal, the IP core rereads the unique chip ID from the fuse ID block. The IP core asserts the data_valid signal after completing the operation.
Did you find the information on this page useful?