Chip ID Intel FPGA IP Cores User Guide

ID 683336
Date 9/26/2022

Functional Description

The data_valid signal starts low in the initial state where no data is being read from the device. After feeding a high-to-low pulse to the readid input port, the Chip ID Intel® Stratix® 10 FPGA IP reads the unique chip ID. After reading, the IP core asserts the data_valid signal to indicate that the unique chip ID value at the output port is ready for retrieval. The operation repeats only when you reset the IP core.

The chip_id[63:0] output port holds the value of the unique chip ID until you reconfigure the device or reset the IP core.

Note: You cannot simulate the Chip ID IP core because the IP core receives the response on chip ID data from SDM. To validate this IP core, Intel recommends that you perform hardware evaluation.