Using the Transceiver Reconfiguration Controller for Dynamic Reconfiguration in Arria V and Cyclone V Devices

ID 683321
Date 12/04/2015
Document Table of Contents

1.4. Arria V GX Dynamic Reconfiguration Design Example

The design example uses the Reconfiguration Controller to dynamically reconfigure a Native PHY IP to support multiple data rates of 2500 Mbps and 5000 Mbps by switching the external PLL connected to the transceiver channel. The design example uses a 5AGXFB3H4F35C5 device and is compiled with the Quartus® II 12.1sp1 software.

The reconfiguration commands are controlled through the System Console tool that ships with the Quartus II software. This design example demonstrates the following reconfiguration methods:

  • Streamer-based reconfiguration
    • The MIF streaming reconfiguration is used to switch the TX PLLs that are connected to the transceiver channel.
  • Register-based reconfiguration
    • Changing VOD setting
    • Triggering DCD calibration manually

The design example consists of the following modules. The numbers refer to the position of the modules in the following figure. The system-level diagram shows how the different modules interact in the reconfiguration design example.

  1. Arria V GX Transceiver Native PHY IP
  2. Transceiver Reconfiguration Controller
  3. Qsys system
  4. PHY Reset Controller
  5. CMU PLL – Transceiver PLL
  6. Fractional PLL (fPLL) – Altera fPLL
  7. ROM containing the MIF for reconfiguration
  8. In-System Sources and Probes (ISSP)

The design example also contains a PRBS data generator and checker. The data generator generates a PRBS15 data pattern. The data checker verifies the PRBS15 data received.

Figure 1. System Diagram

System Diagram