AN 934: Using Flexible Radio Platform with Intel® Arria® 10 FPGA and ADI ADRV9029 Sub6G EBZ Board

Download PDF
ID 683317
Date 6/08/2022
Public
Document Table of Contents
Document Table of Contents x
1. Using Flexible Radio Platform with Intel® Arria® 10 FPGA and ADI ADRV9029 Sub6G EBZ Board
1. Using Flexible Radio Platform with Intel® Arria® 10 FPGA and ADI ADRV9029 Sub6G EBZ Board x
1.1. Introduction 1.2. Hardware and Software Requirements 1.3. Hardware Design 1.4. Functional Description 1.5. Reference Design 1.6. Document Revision History for AN 934: Using Flexible Radio Platform with Intel® Arria® 10 FPGA and ADI ADRV9029 Sub6G EBZ Board 1.7. Appendix
1.4. Functional Description x
1.4.1. DFE Processing in FPGA 1.4.2. JESD204B Subsystem Overview
1.5. Reference Design x
1.5.1. Design Files 1.5.2. Running the Demo with Prebuilt Binaries 1.5.3. Enable Loopback 1.5.4. Configuration Registers
1.5.2. Running the Demo with Prebuilt Binaries x
1.5.2.1. Bringing Up Demo System Using SD Card Image
1.5.2.1. Bringing Up Demo System Using SD Card Image x
1.5.2.1.1. Creating SD Card 1.5.2.1.2. Configuring the Board 1.5.2.1.3. Running the Demo
1.5.4. Configuration Registers x
1.5.4.1. Address Map 1.5.4.2. Status Registers 1.5.4.3. Control Registers 1.5.4.4. PLL Status Registers 1.5.4.5. Base_address_sample_control Registers
1.5.4.1. Address Map x
1.5.4.1.1. Cortex-A9 MPU Address Maps
1. Using Flexible Radio Platform with Intel® Arria® 10 FPGA and ADI ADRV9029 Sub6G EBZ Board

1.5.4.3. Control Registers

Table 5.  Status RegisterAddress: 0xff218020
Bit Register Name Description Attribute Reset Value
31 sysref Generates the sysref for loopback test. WR 1’b0
30 hw_rst Global reset from register. WR 1’b0
...
24 Xcvr_rst
  • 1: Reset
  • 0: Deassert
 WR 1’b0
23:8 Gain_control Tx data gain value. N/A N/A
7 N/A N/A N/A N/A
[6:4] Tx data mode
  • 3’d0: Turn off
  • 3’d1: Single tone out
  • 3’d2: 100 MHz data out
  • 3’d3: Gain out
  • 3’d4: Increasing sequence
 WR N/A
3:1 N/A N/A N/A N/A
0 Core_pll_locked Locked of fPLL for link_clk and frame_clk. RO 1’b1
Level Two Title