ModelSim* - Intel® FPGA Edition Simulation Quick-Start: Intel® Quartus® Prime Standard Edition

Download PDF
ID 683248
Date 12/30/2019
Public
Document Table of Contents
Document Table of Contents x
1. ModelSim* - Intel® FPGA Edition Simulation Quick-Start ( Intel® Quartus® Prime Standard Edition) 2. ModelSim* - Intel® FPGA Edition Simulation Quick-Start Revision History
1. ModelSim* - Intel® FPGA Edition Simulation Quick-Start ( Intel® Quartus® Prime Standard Edition) x
1.1. Open the Example Design 1.2. Specify EDA Tool Settings 1.3. Launch Simulation from the Intel® Quartus® Prime Software 1.4. View Signal Waveforms 1.5. Add Signals to the Simulation 1.6. Rerun Simulation 1.7. Modify the Simulation Testbench 1.8. (Optional) Run Simulation at Command Line
1. ModelSim* - Intel® FPGA Edition Simulation Quick-Start ( Intel® Quartus® Prime Standard Edition)
2. ModelSim* - Intel® FPGA Edition Simulation Quick-Start Revision History

1.2. Specify EDA Tool Settings

Specify EDA tool settings to generate simulation files for supported simulators.
  1. In the Intel® Quartus® Prime software, click Tools > Options > EDA Tool Options.
  2. To specify the location of your simulator for integration with the Intel® Quartus® Prime software, click Tools > Options > EDA Tool Options.
    Figure 1. EDA Tool Options
  3. In ModelSim-Altera, enter the ModelSim* - Intel® FPGA Edition executable path. Select the appropriate ModelSim* - Intel® FPGA Edition executable, rather than any other supported ModelSim* software.
    • /intelFPGA_lite/<version>/modelsim_ase/win32aloem (Lite)
    • /intelFPGA/<version>/modelsim_ase/win32aloem (Standard)
  4. Click Assignments > Settings > EDA Tool Settings > Simulation.
  5. On the Simulation page, specify the following values for the options:
    Option Value
    Tool name ModelSim-Altera
    Run gate-level simulation automatically after compilation Disable checkbox
    Format for output netlist Verilog HDL
    Map illegal VHDL characters Disable checkbox
    Enable glitch filtering Disable checkbox
    Generate Value Change Dump (VCD) file script Disable checkbox
    Figure 2. Simulation Options
  6. Under NativeLink settings, select the Compile test bench option, and then click the Test Benches button.
  7. Click New. Specify testbench_1 as the Test bench name, and tb as the Top level module in test bench.
  8. Under Test bench and simulation files, enter or select the testbench_1.v file, click Add, and then click OK. The Test Benches dialog box displays the properties of the testbenches in your project.
    Figure 3. Test Benches Dialog Box
  9. In the Test Benches dialog box, click OK. In the Settings dialog box, click OK.
Level Two Title