Intel Agilex® 7 Embedded Memory User Guide

ID 683241
Date 6/26/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.5.1. Parity Bit

The following describes the parity bit support for M20K blocks:
  • 8 parity bits are generated through the ECC encoder based on 32-bit input data width, resulting in up to a total of 40 bits of data width.
  • You can inject and flip the parity bits by using the ECC parity flip feature.