Intel® Agilex™ Embedded Memory User Guide

ID 683241
Date 12/02/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

4.2. eSRAM Intel® Agilex™ FPGA IP

The basic building block of the eSRAM Intel® Agilex™ FPGA IP is a bank, which consists of an array of 1K x 64-bit SRAM blocks.

32 eSRAM banks combine to form a channel.

Figure 28. eSRAM Channel

Four memory ports combine to form an eSRAM system, with each port consists of two channels.

Figure 29. eSRAM System