Intel® Agilex™ Embedded Memory User Guide

Download PDF
ID 683241
Date 12/02/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Intel® Agilex™ Embedded Memory Overview 2. Intel® Agilex™ Embedded Memory Architecture and Features 3. Intel® Agilex™ Embedded Memory Design Considerations 4. Intel® Agilex™ Embedded Memory IP References 5. Intel® Agilex™ Embedded Memory Debugging 6. Intel® Agilex™ Embedded Memory User Guide Archives 7. Document Revision History for the Intel® Agilex™ Embedded Memory User Guide
1. Intel® Agilex™ Embedded Memory Overview x
1.1. Intel® Agilex™ Embedded Memory Features
2. Intel® Agilex™ Embedded Memory Architecture and Features x
2.1. Byte Enable in Intel® Agilex™ Embedded Memory Blocks 2.2. Address Clock Enable Support 2.3. Asynchronous Clear and Synchronous Clear 2.4. Memory Blocks Error Correction Code (ECC) Support 2.5. Intel® Agilex™ Embedded Memory Clocking Modes 2.6. Intel® Agilex™ Embedded Memory Configurations 2.7. Force-to-Zero 2.8. Coherent Read Memory 2.9. Freeze Logic 2.10. True Dual Port Dual Clock Emulator 2.11. Initial Value of Read and Write Address Registers 2.12. Timing/Power Optimization Feature in M20K Blocks 2.13. Intel® Agilex™ Supported Embedded Memory IPs
2.1. Byte Enable in Intel® Agilex™ Embedded Memory Blocks x
2.1.1. Byte Enable Controls 2.1.2. Data Byte Output 2.1.3. Byte Enable Behavior
2.4. Memory Blocks Error Correction Code (ECC) Support x
2.4.1. Parity Bit 2.4.2. ECC Parity Flip 2.4.3. ECC Read-During-Write Behavior 2.4.4. Error Correction Code Truth Table
2.5. Intel® Agilex™ Embedded Memory Clocking Modes x
2.5.1. Single Clock Mode 2.5.2. Read/Write Clock Mode 2.5.3. Input/Output Clock Mode 2.5.4. Asynchronous/Synchronous Clears in Clocking Modes 2.5.5. Output Read Data in Simultaneous Read/Write 2.5.6. Independent Clock Enables in Clocking Modes
2.6. Intel® Agilex™ Embedded Memory Configurations x
2.6.1. Mixed-Width Port Configurations
2.8. Coherent Read Memory x
2.8.1. Forwarding Logic
3. Intel® Agilex™ Embedded Memory Design Considerations x
3.1. Consider the Memory Block Selection 3.2. Consider the Concurrent Read Behavior 3.3. Customize Read-During-Write Behavior 3.4. Consider Power-Up State and Memory Initialization 3.5. Reduce Power Consumption 3.6. Avoid Providing Non-Deterministic Input 3.7. Avoid Changing Clock Signals and Other Control Signals Simultaneously 3.8. Advanced Settings in Intel® Quartus® Prime Software for Memory 3.9. Consider the Memory Depth Setting
3.3. Customize Read-During-Write Behavior x
3.3.1. Same-Port Read-During-Write Mode 3.3.2. Mixed-Port Read-During-Write Mode
4. Intel® Agilex™ Embedded Memory IP References x
4.1. On Chip Memory RAM and ROM Intel® FPGA IP Cores 4.2. eSRAM Intel® Agilex™ FPGA IP 4.3. FIFO Intel® FPGA IP 4.4. Shift Register (RAM-based) Intel® FPGA IP
4.1. On Chip Memory RAM and ROM Intel® FPGA IP Cores x
4.1.1. Release Information for RAM and ROM Intel® FPGA IPs 4.1.2. RAM: 1-PORT Intel® FPGA IP Parameters 4.1.3. RAM: 2-PORT Intel® FPGA IP Parameters 4.1.4. RAM: 4-PORT Intel® FPGA IP Parameters 4.1.5. ROM: 1-PORT Intel® FPGA IP Parameters 4.1.6. ROM: 2-PORT Intel® FPGA IP Parameters 4.1.7. Changing Parameter Settings Manually 4.1.8. RAM and ROM Interface Signals
4.1.7. Changing Parameter Settings Manually x
4.1.7.1. RAM and ROM Parameter Settings
4.2. eSRAM Intel® Agilex™ FPGA IP x
4.2.1. Release Information for eSRAM Intel® Agilex™ FPGA IP 4.2.2. eSRAM System Features 4.2.3. eSRAM Intel® Agilex™ FPGA IP Parameters 4.2.4. eSRAM Intel® Agilex™ FPGA IP Interface Signals 4.2.5. eSRAM Timing Diagrams
4.2.2. eSRAM System Features x
4.2.2.1. eSRAM Specifications
4.3. FIFO Intel® FPGA IP x
4.3.1. Release Information for FIFO Intel® FPGA IP 4.3.2. Configuration Methods 4.3.3. Specifications 4.3.4. FIFO Functional Timing Requirements 4.3.5. SCFIFO ALMOST_EMPTY Functional Timing 4.3.6. FIFO Output Status Flag and Latency 4.3.7. FIFO Metastability Protection and Related Options 4.3.8. FIFO Synchronous Clear and Asynchronous Clear Effect 4.3.9. SCFIFO and DCFIFO Show-Ahead Mode 4.3.10. Different Input and Output Width 4.3.11. DCFIFO Timing Constraint Setting 4.3.12. Coding Example for Manual Instantiation 4.3.13. Design Example 4.3.14. Gray-Code Counter Transfer at the Clock Domain Crossing 4.3.15. Guidelines for Embedded Memory ECC Feature 4.3.16. FIFO Intel® FPGA IP Parameters 4.3.17. Reset Scheme
4.3.3. Specifications x
4.3.3.1. Verilog HDL Prototype 4.3.3.2. VHDL Component Declaration 4.3.3.3. VHDL LIBRARY-USE Declaration 4.3.3.4. FIFO Signals 4.3.3.5. FIFO Parameter Settings
4.3.8. FIFO Synchronous Clear and Asynchronous Clear Effect x
4.3.8.1. Recovery and Removal Timing Violation Warnings when Compiling a DCFIFO
4.3.11. DCFIFO Timing Constraint Setting x
4.3.11.1. Embedded Timing Constraint 4.3.11.2. User Configurable Timing Constraint
4.3.11.2. User Configurable Timing Constraint x
4.3.11.2.1. SDC Commands
4.4. Shift Register (RAM-based) Intel® FPGA IP x
4.4.1. Release Information for Shift Register (RAM-based) Intel® FPGA IP 4.4.2. Shift Register (RAM-based) Intel® FPGA IP Features 4.4.3. Shift Register (RAM-based) Intel® FPGA IP General Description 4.4.4. Shift Register (RAM-based) Intel® FPGA IP Parameter Settings 4.4.5. Shift Register Ports and Parameters Setting
1. Intel® Agilex™ Embedded Memory Overview
2. Intel® Agilex™ Embedded Memory Architecture and Features
3. Intel® Agilex™ Embedded Memory Design Considerations
4. Intel® Agilex™ Embedded Memory IP References
5. Intel® Agilex™ Embedded Memory Debugging
6. Intel® Agilex™ Embedded Memory User Guide Archives
7. Document Revision History for the Intel® Agilex™ Embedded Memory User Guide

7. Document Revision History for the Intel® Agilex™ Embedded Memory User Guide

Document Version Intel® Quartus® Prime Version Changes
2022.12.02 22.3 Removed the simple quad-port mode note for Intel® Stratix® 10 in Intel Agilex Embedded Memory Features.
2022.11.08 22.3 Updated power-up value for MLAB memory type in Initial Power-Up Values of Embedded Memory Blocks table in Consider Power-Up State and Memory Initialization topic.
2022.09.26 22.3
  • Added Consider the Memory Depth Setting topic.
  • Updated the description for Same-Port Read-During-Write Mode and Mixed-Port Read-During-Write Mode.
2022.04.25 21.1 Updated the description for True Dual Port Dual Clock Emulator topic.
2021.09.20 21.1
  • Updated the following topics:
    • Read/Write Clock
    • Input/Output Clock
  • Updated the description for Dual clock: use separate ‘input’ and ‘output’ clocks in Tables: RAM: 1-PORT Intel® FPGA IP Parameter Settings and RAM: 2-PORT Intel® FPGA IP Parameter Settings.
  • Updated the description in Reset Scheme for clarity.
2021.06.11 21.1
  • Updated the Byte Enable in Intel® Agilex™ Embedded Memory Blocks to state that the byte width for the byte enable signal may differ depending on your selected memory block in the embedded memory IP parameter editors.
2021.03.29 21.1
  • Updated the Intel® Agilex™ Embedded Memory IP References to include information about inferring memory functions from HDL code.
  • Updated the following tables:
    • Mixed Port Read-During-Write Output Behaviors
    • RAM: 2-PORT Intel® FPGA IP Parameter Settings
    • RAM: 2-PORT Intel® FPGA IP Parameter Settings
    • RAM: 4-PORT Intel® FPGA IP Parameter Settings
    • ROM: 1-PORT Intel® FPGA IP Parameter Settings
    • ROM: 2-PORT Intel® FPGA IP Parameter Settings
    • eSRAM Intel® Agilex™ FPGA IP Parameter Editor: General Tab
    • FIFO Intel® FPGA IP Parameter Settings
2021.01.08 20.4 Updated the data bits written in Table: Byte Enable Controls in ×40 Data Width (M20K).
2020.12.14 20.4
  • Added the Shift Register (RAM-based) Intel® FPGA IP section.
  • Added the Avoid Changing Clock Signals and Other Memory Signals Simultaneously topic to the Intel® Agilex™ Embedded Memory Design Considerations section.
  • Added eSRAM Intel® FPGA IP information in Table: Intel® Agilex™ Memory IPs.
  • Updated Figure: Mixed-Port Read-During-Write: New_a_old_b Mode.
  • Updated the On Chip Memory RAM and ROM Intel® FPGA IPs section.
  • Updated the descriptions for the following parameters in Table: RAM: 1-PORT Intel® FPGA IP Parameters:
    • Create an ‘aclr’ asynchronous clear for the registered ports
    • Create an ‘sclr’ synchronous clear for the registered ports
  • Updated the description for clock0 in Table: Interface Signals of the Intel® Agilex™ RAM and ROM Intel® FPGA IP Cores.
  • Updated the eSRAM Intel Agilex FPGA IP chapter:
    • Updated Figure: eSRAM Channel.
    • Updated Table: eSRAM Intel Agilex FPGA IP Release Information.
    • Updated the widths for p<port_number>_data and p<port_number>_q signals in Table:eSRAM Intel Agilex FPGA IP Input and Output Signals.
  • Updated the FIFO Intel® FPGA IP chapter:
    • Updated the footnotes for aclr (synchronize with read clock) mode in Table: Asynchronous Clear in DCFIFO.
    • Updated the description in the Gray-Code Counter Transfer at the Clock Domain Crossing topic of the FIFO section.
2019.12.09 19.3
  • Updated the eSRAM System Features section.
  • Updated Table: eSRAM Intel® Agilex™ FPGA IP Core Parameter Editor: Port Tab:
    • Updated the description for How wide should the data bus be?.
    • Removed Enable Dynamic ECC Encoder and Decoder Bypass.
  • Updated the eSRAM Intel® Agilex™ FPGA IP Interface Signals section:
    • Updated the descriptions for p<port_number>_data and p<port_number>_q signals.
    • Removed p<port_number>_eccdecbypass and p<port_number>_eccencbypass.
2019.11.19 19.3
  • Updated Table: Mixed Port Read-During-Write Output Behaviors:
    • Updated the Output Data when Read-During-Write value of the constrained_dont_care and dont_care parameters from "New data" to "Don't care".
    • Added a footnote to state that the output data is "don't care" because the IP does not guarantee metastability for the output data when read-during-write.
  • Updated the FIFO Intel® FPGA IP section.
2019.10.25 19.3
  • Added Intel® Agilex™ Embedded Memory IP Core References chapter.
  • Added IP release information for:
    • RAM: 1-PORT Intel® FPGA IP version 19.2.0
    • RAM: 2-PORT Intel® FPGA IP version 19.2.0
    • RAM: 4-PORT Intel® FPGA IP version 19.2.0
    • ROM: 1-PORT Intel® FPGA IP version 19.2.0
    • ROM: 2-PORT Intel® FPGA IP version 19.2.0
    • eSRAM Intel® Agilex™ FPGA IP version 19.1.2
    • FIFO Intel® FPGA IP version 19.1
  • Added new Topics:
    • Intel® Agilex™ Supported Embedded Memory IP Cores
    • Timing/Power Optimization Feature in M20K Blocks
    • Avoid Providing Non-Deterministic Input
  • Updated the following topics:
    • Intel Agilex Embedded Memory Features
    • Force-to-Zero
    • Freeze Logic
    • True Dual Port Dual Clock Emulator
    • Mixed-Port Read-During-Write Mode
  • Updated the features for eSRAM memory blocks in Table: Intel Agilex Embedded Memory Features.
  • Updated the depth of the eSRAM memory blocks in Table: Supported Embedded Memory Block Configurations.
  • Updated the description for Don't Care output mode in Table: Output Modes for RAM in Mixed-Port Read-During-Write Mode.
  • Added eSRAM output register and power-up value in Table: Initial Power-Up Values of Embedded Memory Blocks.
Document Version Changes
2019.04.02 Initial release.
Level Two Title