2.8. Coherent Read Memory
The coherent read memory feature allows you to read out the output data that will be written into the same memory content in a single clock cycle. In other words, you will experience the new data (flow through) behavior during the read-during-write operation. This feature is applicable only for M20K blocks and supported only in single clock configuration.
If the M20K blocks are configured with coherent read memory feature enabled with registered output and Force-to-Zero feature disabled, the output register data will be held through the coherent read circuitry when the read enable (rden) signal is low (refer to Coherent Read Memory Behavior for Intel Agilex Blocks and Simplified Block Diagram of Coherent Read Memory Circuitry for more details). This circuitry behaves like a loop instead of fetching data from the latch of the M20K blocks. When asynchronous clear (aclr) or synchronous clear (sclr) is asserted to clear the output register of M20K blocks, the output remains as 0 until the next clock cycle, after the rden signal is asserted again.
- Operating modes other than simple dual-port
- Simple dual-port with different port width
- Byte enable
- Wide simple dual-port
- Dual clock configuration