AN 684: 100 Gbps CFP2 Design with Stratix V GT FPGAs

Download PDF
ID 683219
Date 1/16/2014
Public

1.3.1. Board Stack Up Dimensions

The detailed trace design and board stack up dimensions are shown in the figure below.

Figure 7.  Differential Trace Construction and Stack Up Details


Level Two Title