2. Interface Planning
You can use the Interface Planner to prototype interface implementations, plan clocks, and rapidly define a legal device floorplan.
Similarly, when targeting the Intel® Agilex™ F-tile devices, you can use the Tile Interface Planner build a plan for placement of IP components in each tile available on the FPGA device.
Interface Planner and Tile Interface Planner (launched from the Tools menu) interact dynamically with the Intel® Quartus® Prime Fitter to accurately verify placement legality while placing elements. You can evaluate different floorplans, using interactive reports to accurately plan the best implementation without iterative compilation. Fitter verification ensures the highest correlation between your interface plan or tile interface plan and actual implementation results. You can apply the interface plan or tile interface plan constraints to your project with high confidence in the final implementation.
Did you find the information on this page useful?