Serial Digital Interface (SDI) II Intel® FPGA IP Release Notes

Download PDF
ID 683016
Date 7/08/2024
Public
Document Table of Contents
Document Table of Contents x
1. Serial Digital Interface (SDI) II Intel FPGA IP Release Notes
1. Serial Digital Interface (SDI) II Intel FPGA IP Release Notes x
1.1. SDI II Intel® FPGA IP v19.5.0 1.2. SDI II Intel® FPGA IP v19.4.0 1.3. SDI II Intel® FPGA IP v19.3.2 1.4. SDI II Intel® FPGA IP v19.3.0 1.5. SDI II Intel® FPGA IP v19.2.1 1.6. SDI II Intel® FPGA IP v19.2 1.7. SDI II Intel® FPGA IP v19.1 1.8. SDI II Intel® FPGA IP v18.1 Update 2 1.9. SDI II Intel® FPGA IP v18.1 Update 1 1.10. SDI II Intel® FPGA IP v18.1 1.11. SDI II Intel® FPGA IP v18.0 1.12. Intel FPGA SDI II IP Core v17.1 1.13. SDI II IP Core v17.0 1.14. SDI II IP Core v16.1 1.15. SDI II IP Core v16.0 1.16. SDI II IP Core v15.1 1.17. SDI II IP Core v15.0 1.18. SDI II IP Core v14.1 1.19. Serial Digital Interface (SDI) II User Guide Archives
1. Serial Digital Interface (SDI) II Intel FPGA IP Release Notes

1.1. SDI II Intel® FPGA IP v19.5.0

Table 1.  v19.5.0 2024.07.08
Quartus® Prime Version Description Impact
24.2 Updates to SDI II Intel® FPGA IP Design Example that targets F-Tile:
  • Select Targeted board dropdown menu now includes options for Agilex™ 7 I-Series SoC Development Kit FC.
  • Generating Flow of design example for Enable active video data protocols = AXIS-VVP Full design.
 —
Table 2.  v19.5.0 2024.04.09
Quartus® Prime Version Description Impact
24.1 Updates to SDI II Intel® FPGA IP Design Example targeting F-Tile:
  • Resolved failure when user asserted multiple resets.
  • Resolved reset issue in HD mode.
  • Nios® II to Nios® V migration.
  • Misc: Select Targeted board dropdown menu now includes options for Agilex™ 7 I-Series SoC Development Kit FA and FB.
The Nios® V migration requires that you use new commands when rebuilding software to generate the new .elf file. If you are not rebuilding the software, there is no impact.
Level Two Title