Serial Digital Interface (SDI) II Intel® FPGA IP Release Notes

Download PDF
ID 683016
Date 7/08/2024
Public
Document Table of Contents
Document Table of Contents x
1. Serial Digital Interface (SDI) II Intel FPGA IP Release Notes
1. Serial Digital Interface (SDI) II Intel FPGA IP Release Notes x
1.1. SDI II Intel® FPGA IP v19.5.0 1.2. SDI II Intel® FPGA IP v19.4.0 1.3. SDI II Intel® FPGA IP v19.3.2 1.4. SDI II Intel® FPGA IP v19.3.0 1.5. SDI II Intel® FPGA IP v19.2.1 1.6. SDI II Intel® FPGA IP v19.2 1.7. SDI II Intel® FPGA IP v19.1 1.8. SDI II Intel® FPGA IP v18.1 Update 2 1.9. SDI II Intel® FPGA IP v18.1 Update 1 1.10. SDI II Intel® FPGA IP v18.1 1.11. SDI II Intel® FPGA IP v18.0 1.12. Intel FPGA SDI II IP Core v17.1 1.13. SDI II IP Core v17.0 1.14. SDI II IP Core v16.1 1.15. SDI II IP Core v16.0 1.16. SDI II IP Core v15.1 1.17. SDI II IP Core v15.0 1.18. SDI II IP Core v14.1 1.19. Serial Digital Interface (SDI) II User Guide Archives
1. Serial Digital Interface (SDI) II Intel FPGA IP Release Notes

1.12. Intel FPGA SDI II IP Core v17.1

Table 13.  v17.1 November 2017
Description Impact
Renamed the following as per Intel rebranding:
  • SDI II IP core to Intel FPGA SDI II IP core
  • Qsys to Platform Designer
–
Added preliminary support for Stratix® 10 (H-Tile) devices. The Stratix® 10 devices are only available in the Quartus® Prime Pro Edition software.
Added new design examples for Stratix® 10 devices. Refer to the Intel FPGA SDI II Design Example User Guide for Stratix® 10 Devices for more information.
In previous versions of the Intel FPGA SDI II design example for Arria® 10 devices, the IOPLL and transceiver PLL output may experience additional jitter. The additional jitter occurs if you source the reference clock from a cascaded PLL output, global clock, or core clock. To compensate for the jitter, the designs require additional constraints. This issue has been fixed in the Quartus® Prime software version 17.1. If you are upgrading designs that have these additional constraints from the previous versions of the Quartus® Prime software to version 17.1, you must revise the constraints. Refer to the KDB page for more information.
Related Information
Level Two Title