GTS HDMI IP User Guide

Download PDF
ID 823533
Date 5/30/2025
Public
Document Table of Contents
Document Table of Contents x
1. GTS HDMI IP Quick Reference 2. About the GTS HDMI IP 3. GTS HDMI IP Getting Started 4. GTS HDMI IP Hardware Design Examples 5. HDMI Source 6. HDMI Sink 7. Transceiver Handling (HDMI Wrapper = HDMI and Transceiver) 8. GTS HDMI IP Parameters 9. HDMI Simulation Example 10. GTS HDMI IP User Guide Archives 11. Document Revision History for the GTS HDMI IP User Guide
1. GTS HDMI IP Quick Reference x
1.1. Terms and Acronyms
2. About the GTS HDMI IP x
2.1. GTS HDMI IP Device Family Support 2.2. GTS HDMI IP Device Feature Support 2.3. GTS HDMI IP Release Information 2.4. GTS HDMI IP Performance and Resource Usage
3. GTS HDMI IP Getting Started x
3.1. Installing and Licensing IP Cores 3.2. Specifying IP Parameters and Options
3.1. Installing and Licensing IP Cores x
3.1.1. Intel FPGA IP Evaluation Mode
5. HDMI Source x
5.1. Source Functional Description 5.2. Source Interfaces 5.3. Source Clock Tree 5.4. Valid Video Data 5.5. Source Deep Color Implementation
5.1. Source Functional Description x
5.1.1. Source Scrambler, TMDS/TERC4 Encoder 5.1.2. Source Video Resampler 5.1.3. Source Window of Opportunity Generator 5.1.4. Source Auxiliary Packet Encoder 5.1.5. Source Auxiliary Packet Generators 5.1.6. Source Auxiliary Data Path Multiplexers 5.1.7. Source Auxiliary Control Port 5.1.8. Source Audio Encoder 5.1.9. TX Core-PHY Interface 5.1.10. I2C Controller
5.1.7. Source Auxiliary Control Port x
5.1.7.1. Source General Control Packet (GCP) 5.1.7.2. Source Auxiliary Video Information (AVI) InfoFrame Bit-Fields 5.1.7.3. Source HDMI Vendor Specific InfoFrame (VSI)
5.1.8. Source Audio Encoder x
5.1.8.1. Audio InfoFrame (AI) Bundle Bit-Fields 5.1.8.2. Audio Metadata Bundle Bit-Fields
5.1.9. TX Core-PHY Interface x
5.1.9.1. TX Oversampler 5.1.9.2. Clock Enable Generator
6. HDMI Sink x
6.1. Sink Functional Description 6.2. Sink Interfaces 6.3. Sink Clock Tree 6.4. Sink Deep Color Implementation
6.1. Sink Functional Description x
6.1.1. Sink Word Alignment and Channel Deskew 6.1.2. Sink Descrambler, TMDS/TERC4 Decoder 6.1.3. Sink Auxiliary Decoder 6.1.4. Sink Auxiliary Packet Capture 6.1.5. Sink Video Resampler 6.1.6. Sink Auxiliary Data Port 6.1.7. Sink Audio Decoder 6.1.8. Status and Control Data Channel (SCDC) Interface 6.1.9. RX Core-PHY Interface 6.1.10. I2C Target 6.1.11. I2C and EDID RAM Blocks
6.1.6. Sink Auxiliary Data Port x
6.1.6.1. Sink General Control Packet (GCP) 6.1.6.2. Sink Auxiliary Video Information (AVI) InfoFrame Bit-Fields 6.1.6.3. Sink HDMI Vendor Specific InfoFrame (VSI)
6.1.7. Sink Audio Decoder x
6.1.7.1. Audio InfoFrame (AI) Bundle Bit-Fields 6.1.7.2. Audio Metadata Bundle Bit-Fields
6.1.9. RX Core-PHY Interface x
6.1.9.1. RX Oversampler
7. Transceiver Handling (HDMI Wrapper = HDMI and Transceiver) x
7.1. HDMI RX with Integrated Transceiver 7.2. HDMI TX with Integrated Transceiver 7.3. Creating Dual Simplex Groups
8. GTS HDMI IP Parameters x
8.1. HDMI Source Parameters 8.2. HDMI Sink Parameters
9. HDMI Simulation Example x
9.1. Simulation Walkthrough
1. GTS HDMI IP Quick Reference
2. About the GTS HDMI IP
3. GTS HDMI IP Getting Started
4. GTS HDMI IP Hardware Design Examples
5. HDMI Source
6. HDMI Sink
7. Transceiver Handling (HDMI Wrapper = HDMI and Transceiver)
8. GTS HDMI IP Parameters
9. HDMI Simulation Example
10. GTS HDMI IP User Guide Archives
11. Document Revision History for the GTS HDMI IP User Guide

6.1.6. Sink Auxiliary Data Port

The auxiliary port is attached to external memory. This port allows you to write packets to memory for use outside the HDMI core.

The core calculates the address for the data port using the header byte of the received packet. The core writes packet types 0–15 into a contiguous memory region.

Figure 35. Typical Application of AUX Packet Register InterfaceThe following figure shows a typical application of the auxiliary data port.
Table 36.  Auxiliary Packet Memory Map
Memory Start Address Packet Name
0 NULL PACKET
4 Audio Clock Regeneration (N/CTS)
8 Audio Sample
12 General Control
16 ACP Packet
20 ISRC1 Packet
24 ISRC2 Packet
28 One Bit Audio Sample Packet 5.3.9
32 DST Audio Packet
36 High Bitrate (HBR) Audio Stream Packet
40 Gamut Metadata Packet
44 3D Audio Sample Packet
48 One Bit 3D Audio Sample Packet
52 Audio Metadata Packet
56 Multi-Stream Audio Sample Packet
60 One Bit Multi-Stream Audio Sample Packet
64 Vendor-Specific InfoFrame
68 AVI InfoFrame
72 Source Product Descriptor InfoFrame
76 Audio InfoFrame
80 MPEG Source InfoFrame
84 TSC VBI InfoFrame
88 Dynamic Range and Mastering InfoFrame
Table 37.  Packet Payload Data ByteThe following table lists the representation of each packet payload data byte.
Word Offset Byte Offset
8 7 6 5 4 3 2 1 0
0 PB22 PB21 PB15 PB14 PB8 PB7 PB1 PB0 HB0
1 PB24 PB23 PB17 PB16 PB10 PB9 PB3 PB2 HB1
2 PB26 PB25 PB19 PB18 PB12 PB11 PB5 PB4 HB2
3 BCH3 PB27 BCH2 PB20 BCH1 PB13 BCH0 PB6 HBCH0
Note: The packet fields (PB0-PB26) are described in the HDMI 1.4b Specification (Chapter 8.2.1).

Section Content
Sink General Control Packet (GCP)
Sink Auxiliary Video Information (AVI) InfoFrame Bit-Fields
Sink HDMI Vendor Specific InfoFrame (VSI)

Related Information
Level Two Title