1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 813667
Date 4/01/2024
Document Table of Contents

2.3. Specifying the IP Core Parameters and Options

The 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP parameter editor allows you to quickly configure your custom IP variation.
  1. In the Quartus® Prime Pro Edition software, click File > New Project Wizard to create a new Quartus® Prime project, or File > Open Project to open an existing Quartus® Prime project.
    The wizard prompts you to specify a device.
  2. In the IP Catalog (Tools > IP Catalog), double-click 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP to customize the IP.
    The New IP Variant window appears.
  3. Specify a top-level name for your custom IP variation.
    The parameter editor saves the IP variation settings in a file named <your_ip> .ip.
  4. Click Create.
    The parameter editor appears.
  5. Specify the parameters for your IP core variation in the parameter editor. Refer to Parameters for information about specific IP core parameters.
  6. Optionally, to generate a MAC+PHY simulation testbench or compilation and hardware design example, follow the instructions in the Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide: Agilex™ 5 Devices.
  7. Click Generate HDL.
    The Generation dialog box appears.
  8. Specify output file generation options, and then click Generate.
    The IP variation files generate according to your specifications.
  9. Click Finish.
    The parameter editor adds the top-level .ip file to the current project automatically.
  10. If you are prompted to manually add the .ip file to the project, click Project > Add/Remove Files in Project to add the file.
After generating and instantiating your IP variation, make appropriate pin assignments to connect ports.