Parameterizable Macros for Intel FPGAs User Guide

Download PDF
ID 772350
Date 6/26/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Answers to Top FAQs 2. Parameterizable Macros for Intel FPGAs Overview 3. Dual-Port Random Access Memory (RAM) Parameterizable Macros 4. FIFO Parameterizable Macros 5. Document Revision History for the Parameterizable Macros for Intel FPGAs User Guide 6. Parameterizable Macros for Intel FPGAs User Guide Archives
2. Parameterizable Macros for Intel FPGAs Overview x
2.1. Available Parameterizable Macros for Intel FPGAs 2.2. Inserting HDL Code from Parameterizable Macros Template
3. Dual-Port Random Access Memory (RAM) Parameterizable Macros x
3.1. Simple Dual-Port RAM Parameterizable Macros 3.2. True Dual-Port RAM Parameterizable Macros
3.1. Simple Dual-Port RAM Parameterizable Macros x
3.1.1. Simple Dual-Port RAM Port Descriptions 3.1.2. Simple Dual-Port RAM Parameters 3.1.3. Simple Dual-Port RAM VHDL Instantiation Template 3.1.4. Simple Dual-Port RAM Verilog Instantiation Template
3.2. True Dual-Port RAM Parameterizable Macros x
3.2.1. True Dual-Port RAM Port Descriptions 3.2.2. True Dual-Port RAM Parameters 3.2.3. True Dual-Port RAM VHDL Instantiation Template 3.2.4. True Dual-Port RAM Verilog Instantiation Template
4. FIFO Parameterizable Macros x
4.1. Asynchronous FIFO Parameterizable Macros 4.2. Synchronous FIFO Parameterizable Macros
4.1. Asynchronous FIFO Parameterizable Macros x
4.1.1. Asynchronous FIFO Port Descriptions 4.1.2. Asynchronous FIFO Parameters 4.1.3. Asynchronous FIFO VHDL Instantiation Template ASYNC_FIFO VHDL Instantiation Template 4.1.4. Asynchronous FIFO Verilog Instantiation Template
4.2. Synchronous FIFO Parameterizable Macros x
4.2.1. Synchronous FIFO Port Descriptions 4.2.2. Synchronous FIFO Parameters 4.2.3. Synchronous FIFO VHDL Instantiation Template 4.2.4. Synchronous FIFO Verilog Instantiation Template
1. Answers to Top FAQs
2. Parameterizable Macros for Intel FPGAs Overview
3. Dual-Port Random Access Memory (RAM) Parameterizable Macros
4. FIFO Parameterizable Macros
5. Document Revision History for the Parameterizable Macros for Intel FPGAs User Guide
6. Parameterizable Macros for Intel FPGAs User Guide Archives

4.1.3. Asynchronous FIFO VHDL Instantiation Template

ASYNC_FIFO VHDL Instantiation Template

-- Quartus Prime Parameterizable Macro Template
-- ASYNC FIFO
-- Documentation :
-- https://www.intel.com/content/www/us/en/docs/programmable/772350/
-- Macro Location :
-- $QUARTUS_ROOTDIR/eda/sim_lib/altera_lnsim_components.vhd
-- Add the library and use clauses before the design unit declaration
library altera_lnsim; 
use altera_lnsim.altera_lnsim_components.all; 

-- Instantiating ASYNC_FIFO
	<instance_name> : ASYNC_FIFO
	generic map (
			DATA_WIDTH_A =>                              8,
			ADDR_WIDTH_A =>                              11,
			DATA_WIDTH_B =>                              8,
			ADDR_WIDTH_B =>                              11,
			RDSYNC_DELAYPIPE =>                          2,
			WRSYNC_DELAYPIPE =>                          2,
			ENABLE_SHOWAHEAD =>                          "OFF",
			UNDERFLOW_CHECKING =>                        "ON",
			OVERFLOW_CHECKING =>                         "ON",
			ADD_USEDW_MSB_BIT =>                         "OFF",
			WRITE_ACLR_SYNCH =>                          "OFF",
			READ_ACLR_SYNCH =>                           "OFF",
			ADD_RAM_OUTPUT_REGISTER =>                   "OFF",
			MAXIMUM_DEPTH =>                             2048,
			BYTE_EN_WIDTH =>                             1,
			BYTE_SIZE =>                                 8
			)
	port map ( 
	data =>    _connected_to_data_,    -- input, width = DATA_WIDTH_A	
    rdclk =>   _connected_to_rdclk_,   -- input, width = 1		  
	wrclk =>   _connected_to_wrclk_,   -- input, width = 1		  
	aclr =>    _connected_to_aclr_,    -- input, width = 1		  
	rdreq =>   _connected_to_rdreq_,   -- input, width = 1		  
	wrreq =>   _connected_to_wrreq_,   -- input, width = 1		  
	byteena => _connected_to_byteena_, -- input, width = BYTE_EN_WIDTH	
	rdfull =>  _connected_to_rdfull_,  -- output, width = 1
	wrfull =>  _connected_to_wrfull_,  -- output, width = 1
	rdempty => _connected_to_rdempty_, -- output, width = 1
	wrempty => _connected_to_wrempty_, -- output, width = 1
	rdusedw => _connected_to_rdusedw_, -- output, width = ADDR_WIDTH_B
	wrusedw => _connected_to_wrusedw_, -- output, width = ADDR_WIDTH_A
	q =>       _connected_to_q_        -- output, width = DATA_WIDTH_B
			);
Level Two Title