Symmetric Cryptographic Intel FPGA Hard IP User Guide

ID 714305
Date 10/31/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.4. AXI-Lite Interface

Table 15.  AXI-Lite InterfaceThe AXI-Lite interface clock is synchronous to the app_ip_lite_clk clock signal.
Signal Role Width Direction Description
Write Address Channel Signals
app_ip_lite_awaddr 10 Input

Indicates the address of the write transfer.

app_ip_lite_awprot 3 Input

Indicates the write address channel protection attributes: privilege and security level.

This is a virtual port.

app_ip_lite_awvalid 1 Input

Indicates a valid signal for the write address.

ip_app_lite_awready 1 Output

Indicates that the follower is ready to accept a write transaction.

Write Data Channel Signals
app_ip_lite_wdata 32 Input

Indicates the write data.

app_ip_lite_wstrb 4 Input

Indicates the byte lanes holding valid data.

app_ip_lite_wvalid 1 Input

Indicates that the write data is valid.

ip_app_lite_wready 1 Output

Indicates that the write data can be accepted.

Write Response Channel Signals
ip_app_lite_bresp 2 Output
Indicates the status of the write transaction:
  • 2'b00: OKAY
  • 2'b01: EXOKAY
  • 2'b10: SLVERR
  • 2'b11: DECERR
app_ip_lite_bvalid 1 Output

Indicates that the write response channel signals are valid.

app_ip_lite_bready 1 Input

Indicates that the write response can be accepted.

Read Address Channel Signals
app_ip_lite_araddr 10 Input

Indicates the address of the read transfer.

app_ip_lite_arprot 3 Input

Indicates the read address channel protection attributes: privilege and security level.

This is a virtual port.

app_ip_lite_arvalid 1 Input

Indicates a valid signal for the read address channel.

ip_app_lite_arready 1 Output

Indicates that the follower is ready to accept a read transaction.

Read Data Channel Signals
ip_app_lite_rdata 32 Output Read data.
ip_app_lite_rvalid 1 Output

Indicates that the read data is valid.

app_ip_lite_rready 1 Input

Indicates that the read data and response transfer can be accepted.

ip_app_lite_rresp 2 Output Indicates the status of the read transfer:
  • 2'b00: OKAY
  • 2'b01: EXOKAY
  • 2'b10: SLVERR
  • 2'b11: DECERR

Did you find the information on this page useful?

Characters remaining:

Feedback Message