F-Tile HDMI Intel® FPGA IP Design Example User Guide

ID 709314
Date 10/02/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

2. HDMI 2.1 Design Example (Support FRL = 1, Enable Active Video Protocol = None)

The HDMI 2.1 design example in FRL mode demonstrates one HDMI instance parallel loopback comprising four RX channels and four TX channels.
Table 7.   HDMI 2.1 Design Example for Intel Agilex® 7 F-Tile Devices
Design Example Data Rate Channel Mode Loopback Type
Intel Agilex® 7 HDMI RX-TX Retransmit
  • 12 Gbps (FRL)
  • 10 Gbps (FRL)
  • 8 Gbps (FRL)
  • 6 Gbps (FRL)
  • 3 Gbps (FRL)
  • <6 Gbps (TMDS)
Simplex Parallel with FIFO buffer

Features

This design offers the following features:
  • Instantiates FIFO buffers to perform a direct HDMI video stream passthrough between the HDMI 2.1 sink and source.
  • Comes with HDMI RX and TX instances.
  • Demonstrates the insertion and filtering of Dynamic Range and Mastering (HDR) InfoFrame in RX-TX link module.
  • Negotiates the FRL rate between the sink connected to TX and the source connected to RX. The design passes through the EDID from the external sink to the on-board RX in default configuration. The Nios® II processor negotiates the link based on the capability of the sink connected to TX. You can also toggle the user_dipsw on-board switch to manually control the TX and RX FRL capabilities.
  • Includes several debugging features.

This design variant currently only supports FRL mode.